Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
F
fslpy
Manage
Activity
Members
Code
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Model registry
Operate
Environments
Analyze
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
FSL
fslpy
Commits
9f204083
Commit
9f204083
authored
5 years ago
by
Paul McCarthy
Browse files
Options
Downloads
Patches
Plain Diff
RF: Make vest loader a bit more lenient
parent
2aa93074
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
fsl/data/vest.py
+10
-1
10 additions, 1 deletion
fsl/data/vest.py
with
10 additions
and
1 deletion
fsl/data/vest.py
+
10
−
1
View file @
9f204083
...
...
@@ -22,7 +22,16 @@ def looksLikeVestLutFile(path):
``False`` otherwise.
"""
with
open
(
path
,
'
rt
'
)
as
f
:
return
f
.
readline
().
strip
()
==
'
%!VEST-LUT
'
lines
=
[]
for
i
in
range
(
10
):
line
=
f
.
readline
()
if
line
is
None
:
break
else
:
lines
.
append
(
line
.
strip
())
validHeaders
=
(
'
%!VEST-LUT
'
,
'
%BeginInstance
'
,
'
%%BeginInstance
'
)
return
len
(
lines
)
>
0
and
lines
[
0
]
in
validHeaders
def
loadVestLutFile
(
path
,
normalise
=
True
):
...
...
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment